The Future of Analog IC Technology

# DESCRIPTION

The MP5000S is a protection device designed to protect circuitry on the output (source) from transients on input ( $V_{CC}$ ). It also protects  $V_{CC}$  from undesired shorts and transients coming from the source.

At start up, inrush current is limited by limiting the slew rate at the source. The slew rate is controlled by a small capacitor at the dv/dt pin. The dv/dt pin has an internal circuit that allows the customer to float this pin (no connect) and still receive 0.9ms ramp time at the source.

The maximum load at the output (source) is current limited. This is accomplished by utilizing a sense FET topology. The magnitude of the current limit is controlled by an external resistor from the I-Limit pin to the Source pin.

An internal charge pump drives the gate of the power device, allowing a very low on-resistance DMOS power FET of just  $40m\Omega$ .

The source is protected from the  $V_{\text{CC}}$  input being too low or too high. Under Voltage Lockout (UVLO) assures that  $V_{\text{CC}}$  is above the minimum operating threshold, before the power device is turned on. If  $V_{\text{CC}}$  goes above the high output threshold, the source voltage will be limited.

### **FEATURES**


- Integrated 40mΩ Power FET
- Enable/Fault Pin
- Adjustable Slew Rate for Output Voltage
- Adjustable Current Limit: 1-5A
- Thermal Protection
- Over Voltage Limit

## **APPLICATIONS**

- Hot Swap
- PC Cards
- Laptops

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems. Inc.

## TYPICAL APPLICATION






## ORDERING INFORMATION

Part Number*	Package	Top Marking
MP5000SDQ	QFN10 (3 x3mm)	ADT

\* For Tape & Reel, add suffix –Z (e.g. MP5000SDQ–Z); For RoHS Compliant Packaging, add suffix –LF (e.g. MP5000SDQ–LF–Z)

## PACKAGE REFERENCE



Operating Junction Temp. (T<sub>J</sub>). -40°C to +125°C

## ABSOLUTE MAXIMUM RATINGS (1)

 $V_{CC}$ , SOURCE, I-LIMIT .......-0.3V to 22V dv/dt, ENABLE/FAULT .....-0.3V to 6V Storage Temperature .....-65°C to +155°C Continuous Power Dissipation  $(T_A = +25^{\circ}C)^{(2)}$  .......2.5W Operating Junction Temperature ...-40°C to 150°C Input Voltage Transient (100mS) .......V<sub>IN</sub>=25V

# Recommended Operating Conditions (3)

Input Voltage Operating Range.....10V to 18V Continuous Current

0.5 in<sup>2</sup> pad .......4.2A For Minimum Copper, T<sub>A</sub>=80°C......2.3A **Thermal Resistance <sup>(4)</sup> θ<sub>JA</sub> θ<sub>JC</sub>** QFN10......50 ......12 ...°C/W

## Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub>(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



## **ELECTRICAL CHARACTERISTICS**

 $V_{CC}$  = 12V,  $R_{LIMIT}$ =22 $\Omega$ , Capacitive Load = 100 $\mu$ F,  $T_A$ =25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units	
Power FET							
Delay Time	t <sub>DLY</sub>	Enabling of chip to I <sub>D</sub> =100mA with a 1A resistive load		0.1		ms	
ON Resistance (5)	$R_{DSon}$	T <sub>J</sub> =25°C T <sub>J</sub> =85°C		40 52	55	mΩ	
Off State Output Voltage	$V_{OFF}$	$V_{CC}$ =18Vdc, $V_{ENABLE}$ =0Vdc, $R_L$ = 500 $\Omega$			120	mV	
Thermal Latch							
Shutdown Temperature <sup>(5)</sup>	$T_{SD}$			175		°C	
Under/Over Voltage Protection							
Output Clamping Voltage	$V_{\text{CLAMP}}$	Overvoltage Protection V <sub>CC</sub> =17V	13.8	15	16.2	V	
Under Voltage Lockout	$V_{\text{UVLO}}$	Turn on, Voltage going high	7.7	8.5	9.3	V	
Under Voltage Lockout (UVLO) Hysteresis	V <sub>HYST</sub>			0.80		V	
Current Limit							
Hold Current (6)	I <sub>LIM-SS</sub>	R <sub>LIM</sub> =22Ω	2.4	3.7	5.0	Α	
		R <sub>LIM</sub> =22Ω 5.0 A					
dv/dt Circuit	13						
Rise Time	Tr	Float dv/dt pin, Enable to V <sub>OUT</sub> =12V	0.5	0.9	2.1	ms	
Enable/Fault			7				
Low Level Input Voltage	V <sub>IL</sub>	Output Disabled	•		0.5	V	
Intermediate Level Input Voltage	V <sub>I (INT)</sub>	Thermal Fault, Output Disabled	0.82	1.4	1.95	V	
High Level Input Voltage	V <sub>IH</sub>	Output Enabled	2.5			V	
High State Maximum Voltage	V <sub>I (MAX)</sub>			5		V	
Low Level Input Current (Sink)	I <sub>IL</sub>	V <sub>ENABLE</sub> =0V		-28	-50	μΑ	
Maximum Fanout for Fault Signal		Total number of chips that can be connected for simultaneous shutdown			3	Units	
Maximum Voltage on Enable/Fault Pin <sup>(7)</sup>	$V_{MAX}$				VCC	V	
Total Device							
Dies Comment		Device Operational		1	1.2	0	
Bias Current	I <sub>BIAS</sub>	Thermal Shutdown		0.4		mA	
Minimum Operating Voltage for UVLO	V <sub>MIN</sub>	Enable<0.5V			5	V	

#### Notes:

- 5) Guaranteed by design.
- 6) Guaranteed by characterization Test.
- 7) Maximum Input Voltage on Enable pin to be ≤ 6.0V if Vcc ≥ 6.0V, Maximum Input Voltage on Enable pin to be Vcc if Vcc ≤ 6.0V.



## **PIN FUNCTIONS**


Pin#	Name	Description		
1	GND	Negative Input Voltage to the Device. This is used as the internal reference for the IC.		
2	dv/dt	The internal dv/dt circuit controls the slew rate of the output voltage at turn on. It has a nternal capacitor that allows it to ramp up over the period of 0.9ms. An external capacitor can be added to this pin to increase the ramp time. If an additional time delass not required, this pin should be left open.		
3	Enable/Fault	The Enable/Fault pin is a tri-state, bi-directional interface. It can be used to enable the output of the device by floating the pin, or disable the chip by pulling it to ground (using an open drain or open collector device). If a thermal fault occurs, the voltage on this pin will go to an intermediate state to signal a monitoring circuit that the device is in thermal shutdown. See text: "ENABLE/FAULT PIN".		
4	I-Limit	A resistor between this pin and the Source pin sets the overload and short circuit current limit levels.		
5	N/C	DO NOT CONNECT. Pin must be left floating.		
6-10	SOURCE	This pin is the source of the internal power FET and the output terminal of the IC.		
11	V <sub>CC</sub> (Exposed Pad)	Positive input voltage to the device (exposed pad).		

© 2013 MPS. All Rights Reserved.



## TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = 12V$ ,  $V_{EN} = 3.3V$ ,  $R_{LIMIT} = 22\Omega$ ,  $C_{OUT} = 10uF$ ,  $C_{dv/dt} = 1nF$ ,  $T_A = 25$ °C, unless otherwise noted.





## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 12V$ ,  $V_{EN} = 3.3V$ ,  $R_{LIMIT} = 22\Omega$ ,  $C_{OUT} = 10uF$ ,  $C_{dv/dt} = 1nF$ ,  $T_A = 25$ °C, unless otherwise noted.






## TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $V_{IN} = 12V$ ,  $V_{EN} = 3.3V$ ,  $R_{LIMIT} = 22\Omega$ ,  $C_{OUT} = 10uF$ ,  $C_{dv/dt} = 1nF$ ,  $T_A = 25$ °C, unless otherwise noted.


0.6Ω Load Connected To Enabled Device

0.3Ω Load Connected To Enabled Device

Current Limit Rlimit=51Ω









## **BLOCK DIAGRAM**




Figure 1—Function Block Diagram



## **OPERATION**

The MP5000S is designed to limit the in-rush current to the load. It offers an integrated solution to monitor the input voltage, output voltage, output current and die temperature.

## **Under Voltage Lock Out Operation**

If the supply (input) is below the UVLO threshold, the output is disabled, and the fault line is driven low.

When the supply goes above the UVLO threshold, the output is enabled and the fault line is released. When the fault line is released it will be pulled high by a 28uA current source. No external pull up resistor is required. In addition, the pull up voltage is limited to 5 volts.

#### **Output Over Voltage Protection**

If the input voltage is higher than the OVP threshold, the output will be clamped at 15V (typical).

#### **Current Limit**

When the part is active, if load reaches trip current (minimum threshold current triggering over current protection) or a short is present, the part switches into to a constant-current (hold current) mode. Part will be shutdown only if the over current condition stays long enough to trigger thermal protection.

However, when the part is powered up by  $V_{\text{CC}}$  or EN, the load current should be smaller than hold current. Otherwise, the part can't be fully turned on.

In a typical application using a current limit resistor of  $22\Omega$ , the trip current will be 5A and the hold current will be 3.7A. If the device is in its normal operating state and passing 2.0A it will need to dissipate only 160mw with the very low on resistance of  $40m\Omega$ . For the package dissipation of  $50^{\circ}$ C/Watt, the temperature rise will only be + 8°C. Combined with a 25°C ambient, this is only 33°C total package temperature.

During a short circuit condition, the device now has 12V across it and the hold current clamps at 3.7A and therefore must dissipate 44W. At 50°C/watt, if uncontrolled, the temperature would rise above the MP5000S thermal protection

(+175°C) and shutdown the device to cause the temperature to drop below a hysteresis level. Proper heat sink must be used if the device is intended to supply the hold current and not shutdown. Without a heat sink, hold current should be maintained below 250mA at + 25°C and below 150mA at +85°C to prevent the device from activating the thermal shutdown feature.

## Thermal protection

When thermal protection is triggered, the output is disabled and the fault line is driven to the middle level. The thermal fault condition is latched, and the part will remain latch off state until restart the power or reset the enable pin.

#### Enable / Fault Pin

The Enable/Fault Pin is a Bi-Directional three levels I/O with a weak pull up current (28uA typical). The three levels are low, mid and high. It functions to enable/disable the part and to relay Fault information.

Enable/Fault pin as an input:

- 1. Low and mid disable the part.
- 2. Low, in addition to disabling the part, clears the fault flag.
- 3. High enables the part (if the fault flag is clear).

Enable/Fault pin as an output:

- 1. The pull up current may (if not over ridden) allow a "wired nor" pull up to enable the part.
- An under voltage will cause a low on the Enable/Fault pin, and will clear the fault flag.
- 3. A thermal fault will cause a mid level on the Enable/Fault pin, and will set the fault flag.

The Enable/Fault line must be above the mid level for the output to be turned on.

The fault flag is an internal flip-flop that can be set or reset under various conditions:

- 1. Thermal Shutdown: set fault flag
- 2. Under Voltage: reset fault flag



- low voltage on Enable/Fault pin: reset fault flag
- 4. mid voltage on Enable/Fault pin: no effect

Under a fault, the Enable/Fault pin is driven to the mid level.

There are 4 types of faults, and each fault has a direct and indirect effect on the Enable/Fault pin and the internal fault flag.

In a typical application there are one or more of the MP5000S chips in a system. The Enable/Fault lines will typically be connected together.

Table 1—Fault Function Influence in Application

Fault description	Internal action	Effect on Fault Pin	Effect on Flag	Effect on secondary Part
Short/over current	Limit current	none	none	none
Under Voltage	Output is turned off	Internally drives Enable/Fault pin to Logic low	Flag is reset	Secondary part output is disabled, and fault flag is reset.
Over Voltage	Limit output voltage	None	None	None
Thermal Shutdown	Shutdown part The part is latched off until a UVLO or externally driven to ground.	Internally drives Enable/Fault pin to mid level	Flag is set	Secondary part output is disabled.

© 2013 MPS. All Rights Reserved.



## APPLICATION INFORMATION

#### **Current Limit**

The desired current limit is a function of the external current limit resistor.

Table 2—Current Limit vs. Current Limit Resistor (V<sub>CC</sub>=12V)

Current Limit Resistor (Ω)	15.4	22	50	100
Trip Current (A)	6.1	5	2.7	2.3
Hold Current (A)	5.8	3.7	1.63	1.1

#### **Rise Time**

The rise time is a function of the capacitor (Cdvdt) on the dv/dt pin.

Table 3—Rise Time vs. Cdv/dt

Cdvdt	none	50pF	500pF	1nF
Rise Time (TYPICAL) (ms)	0.9	2	12	23

<sup>\*</sup> **Notes:** Rise Time =  $K_{RT}$ \*(41pF+ $C_{dv/dt}$ ),  $K_{RT}$  =22E6

The "rise time" is measured by from 0% to 100% of output voltage.






Figure 2—Rise Time

## **PCB LAYOUT**

PCB layout is very important to achieve stable operation. Please follow these guidelines and take below figure for reference. Place Rlimit close to I\_limit pin, Cdv/dt close to dv/dt pin and input cap close to  $V_{\rm CC}$  pin. Keep the N/C pin float. Put vias in thermal pad and ensure enough copper area near  $V_{\rm CC}$  and source to achieve better thermal performance.



Top Layer



Bottom Layer Figure 3—PCB Layout



## **Design Example**

Below is a design example following the application guidelines for the given specifications:

Table 4: Design Example

V <sub>IN</sub>	12V
Trip Current	5A
Hold Current	3.7A

Figure 4 shows the application schematic. The Typical Performance Characteristics section shows the circuit waveforms. For more device applications, please refer to the related Evaluation Board Datasheet.

## TYPICAL APPLICATION CIRCUITS





Figure 4—Typical Application Schematic



## PACKAGE INFORMATION



**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.