# 74LV595

# 8-bit serial-in/serial-out or parallel-out shift register; 3-state Rev. 6 — 8 April 2024 Product data sheet

### 1. General description

The 74LV595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset  $\overline{\text{MR}}$  input. A LOW on  $\overline{\text{MR}}$  will reset the shift register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. Data in the storage register appears at the output whenever the output enable input ( $\overline{\text{OE}}$ ) is LOW. A HIGH on  $\overline{\text{OE}}$  causes the outputs to assume a high-impedance OFF-state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess  $V_{\text{CC}}$ .

#### 2. Features and benefits

- Wide supply voltage range from 1.0 V to 3.6 V
- · CMOS low power dissipation
- · Direct interface with TTL levels
- Typical output ground bounce < 0.8 V at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C
- Typical HIGH-level output voltage (V<sub>OH</sub>) undershoot: > 2 V at V<sub>CC</sub> = 3.3 V and T<sub>amb</sub> = 25 °C
- Has a shift register with direct clear
- · Output capability:
  - Parallel outputs; bus driver
  - Serial output; standard
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8C (2.7 V to 3.6 V)
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- · Multiple package options
- Specified from -40 °C to 85 °C and -40 °C to 125 °C

# 3. Applications

- Serial-to-parallel data conversion
- Remote control holding register




8-bit serial-in/serial-out or parallel-out shift register; 3-state


# 4. Ordering information

**Table 1. Ordering information** 

Type number	Package	Package								
	Temperature range	Name	Description	Version						
74LV595D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1						
74LV595PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1						

# 5. Functional diagram






8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 6. Pinning information

#### 6.1. Pinning



### 6.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	15, 1, 2, 3, 4, 5, 6, 7	parallel data output
GND	8	ground (0 V)
Q7S	9	serial data output
MR	10	master reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
ŌE	13	output enable input (active LOW)
DS	14	serial data input
V <sub>CC</sub>	16	supply voltage

8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 7. Functional description

#### Table 3. Function table

 $H = HIGH \ voltage \ state; \ L = LOW \ voltage \ state; \ \uparrow = LOW - to - HIGH \ transition;$ 

X = don't care; NC = no change; Z = high-impedance OFF-state.

Input					Outpu	ıt	Function
SHCP	STCP	OE	MR	DS	Q7S	Qn	
Χ	Х	L	L	Х	L	NC	a LOW-state on MR only affects the shift register
Χ	1	L	L	Х	L	L	empty shift register loaded into storage register
Χ	Х	Н	L	Х	L	Z	shift register clear; parallel outputs in high-impedance OFF-state
1	Х	L	Н	Н	Q6S	NC	logic HIGH-state shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S).
X	1	L	Н	Х	NC	QnS	contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages
<b>↑</b>	1	L	Н	Х	Q6S	QnS	contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages

# 8. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	$V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	±50	mA
Io	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-		
		standard driver outputs		25	mA
		bus driver outputs		35	mA
I <sub>CC</sub>	supply current	standard driver outputs		50	mA
		bus driver outputs		70	mA
I <sub>GND</sub>	ground current	standard driver outputs	-50		mA
		bus driver outputs	-70		mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$ [1]	-	500	mW

<sup>[1]</sup> For SOT109-1 (SO16) package:  $P_{tot}$  derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package:  $P_{tot}$  derates linearly with 8.5 mW/K above 91 °C.

8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 9. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		1.0	3.3	3.6	V
VI	input voltage		0	-	V <sub>CC</sub>	V
Vo	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 1.0 V to 2.0 V	-	-	500	ns/V
		V <sub>CC</sub> = 2.0 V to 2.7 V	-	-	200	ns/V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	100	ns/V

### 10. Static characteristics

#### **Table 6. Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	Unit	
			Min	Typ [1]	Max	Min	Max	
V <sub>IH</sub>	HIGH-level input	V <sub>CC</sub> = 1.2 V	0.9	-	-	0.9	-	V
	voltage	V <sub>CC</sub> = 2.0 V	1.4	-	-	1.4	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
V <sub>IL</sub>	LOW-level input	V <sub>CC</sub> = 1.2 V	-	-	0.3	-	0.3	V
	voltage	V <sub>CC</sub> = 2.0 V	-	-	0.6	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V <sub>OH</sub> HIGH-level out voltage	HIGH-level output voltage	all outputs; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -100 \mu A$						
		V <sub>CC</sub> = 1.2 V	-	1.2	-	-	-	V
		V <sub>CC</sub> = 2.0 V	1.8	2.0	-	1.8	-	V
		V <sub>CC</sub> = 2.7 V	2.5	2.7	-	2.5	-	V
		V <sub>CC</sub> = 3.0 V	2.8	3.0	-	2.8	-	V
		standard outputs; V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; I <sub>O</sub> = -6 mA; V <sub>CC</sub> = 3.0 V	2.4	2.82	-	2.2	-	V
		bus outputs; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -8$ mA; $V_{CC} = 3.0$ V	2.4	2.82	-	2.2	-	V
V <sub>OL</sub>	LOW-level output voltage	all outputs; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 100 \mu A$						
		V <sub>CC</sub> = 1.2 V	-	0	-	-	-	V
		V <sub>CC</sub> = 2.0 V	-	0	0.2	-	0.2	V
		V <sub>CC</sub> = 2.7 V	-	0	0.2	-	0.2	V
		V <sub>CC</sub> = 3.0 V	-	0	0.2	-	0.2	V
		standard driver outputs V <sub>CC</sub> = 3.0 V; I <sub>O</sub> = 6 mA	-	0.25	0.4	-	0.5	V
		bus driver outputs $V_{CC}$ = 3.0 V; $I_{O}$ = 8 mA	-	0.20	0.4	-	0.5	V
l <sub>l</sub>	input leakage current	V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 5.5 V or GND	-	-	1.0	-	1.0	μΑ

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to	+125 °C	Unit
			Min	Typ [1]	Max	Min	Max	
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 3.6 \text{ V}$	-	-	5	-	10	μΑ
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC} \text{ or GND};$ $I_{O} = 0 \text{ A}$	-	-	20	-	160	μΑ
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_{CC}$ = 2.7 V to 3.6 V; $V_I$ = $V_{CC}$ - 0.6 V	-	-	500	-	850	μΑ
Cı	input capacitance		-	3.5	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V (unless stated otherwise) and  $T_{amb}$  = 25 °C.

# 11. Dynamic characteristics

**Table 7. Dynamic characteristics** 

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 13.

Symbol	Parameter	Conditions	Conditions		-40 °C to +85 °C			-40 °C to +125 °C		
				Min	Typ [1]	Max	Min	Max		
t <sub>pd</sub>	propagation delay	SHCP to Q7S; see Fig. 8	[2]							
		V <sub>CC</sub> = 1.2 V		-	95	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V		-	32	61	-	75	ns	
		V <sub>CC</sub> = 2.7 V		-	24	45	-	55	ns	
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	18	36	-	44	ns	
		STCP to Qn; see Fig. 9	[2]							
		V <sub>CC</sub> = 1.2 V		-	100	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V		-	34	65	-	77	ns	
		V <sub>CC</sub> = 2.7 V		-	25	48	-	56	ns	
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$		-	16	-	-	-	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	19	38	-	45	ns	
		MR to Q7S; see Fig. 11								
		V <sub>CC</sub> = 1.2 V		-	85	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V		-	29	56	-	66	ns	
		V <sub>CC</sub> = 2.7 V		-	21	41	-	49	ns	
		V <sub>CC</sub> = 3.3 V; C <sub>L</sub> = 15 pF		-	14	-	-	-	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	16	33	-	33	ns	
t <sub>en</sub>	enable time	OE to Qn; see Fig. 12	[4]							
		V <sub>CC</sub> = 1.2 V		-	85	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V		-	29	56	-	66	ns	
		V <sub>CC</sub> = 2.7 V		-	21	41	-	49	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	16	33	-	39	ns	
t <sub>dis</sub>	disable time	OE to Qn; see Fig. 12	[5]							
		V <sub>CC</sub> = 1.2 V		-	65	-	-	-	ns	
		V <sub>CC</sub> = 2.0 V		-	24	40	-	49	ns	
		V <sub>CC</sub> = 2.7 V		-	18	32	-	37	ns	
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	-	14	26	-	30	ns	

Symbol	Parameter	Conditions		-40	°C to +85	5 °C	-40 °C to	+125 °C	Unit
				Min	Typ [1]	Max	Min	Max	
t <sub>W</sub>	pulse width	SHCP, HIGH or LOW; see Fig. 8							
		V <sub>CC</sub> = 2.0 V		34	10	-	41	-	ns
		V <sub>CC</sub> = 2.7 V		25	8	-	30	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	20	6	-	24	-	ns
		STCP, HIGH or LOW; see Fig. 9							
		V <sub>CC</sub> = 2.0 V		34	7	-	41	-	ns
		V <sub>CC</sub> = 2.7 V		25	5	-	30	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	20	4	-	24	-	ns
		MR LOW; see Fig. 11							
		V <sub>CC</sub> = 2.0 V		34	10	-	41	-	ns
		V <sub>CC</sub> = 2.7 V		25	8	-	30	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	20	6	-	24	-	ns
t <sub>su</sub>	set-up time	DS to SHCP; see Fig. 10							
		V <sub>CC</sub> = 1.2 V		-	40	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		26	14	-	31	-	ns
		V <sub>CC</sub> = 2.7 V		19	10	-	23	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	15	8	-	18	-	ns
		SHCP to STCP; see Fig. 9							
		V <sub>CC</sub> = 1.2 V		-	40	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		26	14	-	31	-	ns
		V <sub>CC</sub> = 2.7 V		19	10	-	23	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	15	8	-	18	-	ns
t <sub>h</sub>	hold time	DS to SHCP; see Fig. 10							
		V <sub>CC</sub> = 1.2 V		-	-10.0	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		5.0	-4.0	-	5.0	-	ns
		V <sub>CC</sub> = 2.7 V		5.0	-3.0	-	5.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	5.0	-2.0	-	5.0	-	ns
t <sub>rec</sub>	recovery time	MR to SHCP; see Fig. 11							
		V <sub>CC</sub> = 1.2 V		-	-35	-	-	-	ns
		V <sub>CC</sub> = 2.0 V		5.0	-12.0	-	5.0	-	ns
		V <sub>CC</sub> = 2.7 V		5.0	-9.0	-	5.0	-	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	5.0	-7.0	-	5.0	-	ns
f <sub>max</sub>	maximum frequency	SHCP or STCP; see Fig. 8 and Fig. 9							
		V <sub>CC</sub> = 2.0 V		14.0	40.0	-	12	-	MHz
		V <sub>CC</sub> = 2.7 V		19.0	58.0	-	16	-	MHz
		V <sub>CC</sub> = 3.3 V; C <sub>L</sub> = 15 pF		-	77	-	-	-	MHz
		V <sub>CC</sub> = 3.0 V to 3.6 V	[3]	24.0	70.0	-	20	-	MHz

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Symbol	Parameter	Conditions -40 °C to +85 °C		-40 °C to	Unit			
			Min	Typ [1]	Max	Min	Max	
C <sub>PD</sub>	power dissipation capacitance	$V_1 = GND \text{ to } V_{CC}; V_{CC} = 3.0 \text{ V}$ [6]	-	115	-	-	-	pF

- [1] Typical values are measured at T<sub>amb</sub> = 25 °C.
- [2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [3] Typical value measured at  $V_{CC}$  = 3.3 V.
- [4]  $t_{en}$  is the same as  $t_{PZH}$  and  $t_{PZL}$ .
- [5]  $t_{dis}$  is the same as  $t_{PHZ}$  and  $t_{PLZ}$ .
- [6]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 


#### 11.1. Waveforms and test circuit



Measurement points are given in Table 8.

 $V_{OL}$  and  $V_{OH}$  are typical output voltage drops that occur with the output load.

Fig. 8. The shift clock (SHCP) to serial data output (Q7S) propagation delays, the shift clock pulse width and maximum shift clock frequency



Measurement points are given in Table 8.


 $V_{OL}$  and  $V_{OH}$  are typical output voltage drops that occur with the output load.

Fig. 9. The storage clock (STCP) to parallel data output (Qn) propagation delays, the storage clock pulse width and the shift clock to storage clock set-up time

74LV595

**Nexperia** 

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state




Measurement points are given in Table 8.

The shaded areas indicate when the input is permitted to change for predictable output performance.

V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage drops that occur with the output load.

Fig. 10. The data set-up and hold times for the serial data input (DS)



Measurement points are given in Table 8.

 $V_{OL}$  and  $V_{OH}$  are typical output voltage drops that occur with the output load.

Fig. 11. The master reset (MR) pulse width, the master reset to serial data output (Q7S) propagation delays and the master reset to shift clock (SHCP) recovery time






Fig. 12. Enable and disable times

**Table 8. Measurement points** 

Supply voltage	Input	Output	Output					
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>				
V <sub>CC</sub> < 2.7 V	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>	$V_{OL} + 0.1V_{CC}$	V <sub>OH</sub> - 0.1V <sub>CC</sub>				
V <sub>CC</sub> ≥ 2.7 V	1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> - 0.3 V				

### 8-bit serial-in/serial-out or parallel-out shift register; 3-state





Test data is given in Table 9.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $V_{\mathsf{EXT}}$  = External voltage for measuring switching times.

Fig. 13. Test circuit for measuring switching times

Table 9. Test data

Supply voltage Input			Load		V <sub>EXT</sub>			
V <sub>CC</sub>	V <sub>I</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	$R_L$	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PHZ</sub> , t <sub>PZH</sub>	
< 2.7 V	$V_{CC}$	≤ 2.5 ns	50 pF	1 kΩ	open	2V <sub>CC</sub>	GND	
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	1 kΩ	open	2V <sub>CC</sub>	GND	

12 / 17

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state

# 12. Package outline




Fig. 14. Package outline SOT109-1 (SO16)




Fig. 15. Package outline SOT403-1 (TSSOP16)

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state

### 13. Abbreviations

#### **Table 10. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

# 14. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LV595 v.6	20240408	Product data sheet	-	74LV595 v.5		
Modifications:	<ul> <li>Fig. 14, Fig. 15: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153.</li> <li>Section 2: ESD specification updated according to the latest JEDEC standard.</li> </ul>					
74LV595 v.5	20210929	Product data sheet	-	74LV595 v.4		
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia.</li> </ul>					
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>					
	Type number 74LV595DB (SOT338-1/SSOP16) removed.					
	<u>Section 1</u> and <u>Section 2</u> updated.					
<ul> <li><u>Section 8</u>: Derating values for P<sub>tot</sub> total power dissipation updated.</li> </ul>						
74LV595 v.4	20160318	Product data sheet	-	74LV595 v.3		
Modifications:	Type number 74LV595N (SOT38-4) removed.					
74LV595 v.3	20090421	Product data sheet	-	74LV595 v.2		
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>					
74LV595 v.2	980402	Product data sheet	-	74LV595 v.1		
74LV595 v.1	970606	Product data sheet	-	-		

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state

### 15. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LV595

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2024. All rights reserved

#### 8-bit serial-in/serial-out or parallel-out shift register; 3-state

### **Contents**

1. General description	1
2. Features and benefits	1
3. Applications	1
4. Ordering information	2
5. Functional diagram	2
6. Pinning information	4
6.1. Pinning	∠
6.2. Pin description	∠
7. Functional description	5
8. Limiting values	5
9. Recommended operating conditions	6
10. Static characteristics	е
11. Dynamic characteristics	7
11.1. Waveforms and test circuit	9
12. Package outline	13
13. Abbreviations	15
14. Revision history	15
15. Legal information	16

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 8 April 2024

<sup>©</sup> Nexperia B.V. 2024. All rights reserved